Improving the Functional Coverage Closure of Network-on-Chip using Particle Swarm Optimization
暂无分享,去创建一个
J. Soumya | N. Krishna | Aruna
[1] G. M. Danciu,et al. Cost-Efficient Approaches for Fulfillment of Functional Coverage during Verification of Digital Designs , 2022, Micromachines.
[2] Anantharaj Thalaimalai Vanaraj,et al. Functional Verification closure using Optimal Test scenarios for Digital designs , 2020, 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT).
[3] Luca Fanucci,et al. Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects , 2011, Microprocess. Microsystems.
[4] Sharon Rosenberg,et al. A practical guide to adopting the Universal Verification Methodology (UVM) , 2010 .
[5] Luca Fanucci,et al. A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms , 2009, 2009 Seventh Workshop on Intelligent solutions in Embedded Systems.
[6] Andreas Kuehlmann,et al. Stimulus generation for constrained random simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[7] Hoi-Jun Yoo,et al. Low-power network-on-chip for high-performance SoC design , 2006, IEEE Trans. Very Large Scale Integr. Syst..
[8] Axel Jantsch,et al. A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[9] R. Schaller,et al. Moore's law: past, present and future , 1997 .
[10] James Kennedy,et al. Particle swarm optimization , 2002, Proceedings of ICNN'95 - International Conference on Neural Networks.
[11] Nick Heaton,et al. Maximizing Verification Effectiveness Using MDV , 2014 .
[12] Marsono,et al. A Comprehensive Evaluation of Direct and Indirect Network-On- Chip Topologies , 2014 .
[13] Alfonso Martínez Cruz,et al. Automated Functional Coverage for a Digital System Based on a Binary Differential Evolution Algorithm , 2013, 2013 BRICS Congress on Computational Intelligence and 11th Brazilian Congress on Computational Intelligence.
[14] A. Hemani,et al. Network on Chip : An architecture for billion transistor era , 2000 .