Evaluating the Impact of Ionizing Particles on FinFET -based SRAMs with Weak Resistive Defects

Fin Field-Effect Transistor (FinFET) technology enables the continuous downscaling of Integrated Circuits (ICs), using the Complementary Metal-Oxide Semiconductor (CMOS) technology in accordance with the More Moore domain. Despite demonstrating improvements on short channel effect and overcoming the growing leakage problem of planar CMOS technology, the continuity of feature size miniaturization allowed by FinFETs tends to increase sensitivity to Single Event Upsets (SEUs) caused by ionizing particles, especially in blocks with higher transistor densities as Static Random-Access Memories (SRAMs). Variation during the manufacturing process has introduced different types of defects that directly affect the SRAM's reliability, such as weak resistive defects. As some of these defects may cause dynamic faults, which require more than one consecutive operation to sensitize the fault at the logic level, traditional test approaches may fail to detect them and test escapes can occur. These undetected faults associated with weak resistive defects may affect the FinFET -based SRAM reliability during the lifetime. In this context, this paper proposes to investigate the impact of ionizing particles on the reliability of FinFET -based SRAMs in the presence of weak resistive defects. Firstly, a TCAD model of a FinFET-based SRAM cell is proposed in order to allow the evaluation of the ionizing particle's impact. Then, SPICE simulations are performed considering the current pulse parameters obtained with TCAD. In this step, weak resistive defects are injected into the FinFET-based SRAM cell. Results show that weak defects may have either a positive or negative influence on the cell reliability against SEUs caused by ionizing particles.

[1]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[2]  Sriram Balasubramanian,et al.  FinFET SRAM design challenges , 2014, 2014 IEEE International Conference on IC Design & Technology.

[3]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[4]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[5]  Said Hamdioui,et al.  Memory Fault Modeling Trends: A Case Study , 2004, J. Electron. Test..

[6]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  Jeffrey T. Draper,et al.  Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Tiago R. Balen,et al.  Analyzing the behavior of FinFET SRAMs with resistive defects , 2017, 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[9]  Fabian Vargas,et al.  Analyzing the Impact of SEUs on SRAMs with Resistive-Bridge Defects , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).

[10]  Marisa López-Vallejo,et al.  Evolution of radiation-induced soft errors in FinFET SRAMs under process variations beyond 22nm , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[11]  Jin-Woo Han,et al.  Single-Event Transient in FinFETs and Nanosheet FETs , 2018, IEEE Electron Device Letters.

[12]  Said Hamdioui,et al.  Memory test experiment: industrial results and data , 2006 .

[13]  Guillaume Hubert,et al.  Impact of scaling on the soft error sensitivity of bulk, FDSOI and FinFET technologies due to atmospheric radiation , 2015, Integr..

[14]  Said Hamdioui,et al.  DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs , 2019, 2019 IEEE European Test Symposium (ETS).

[15]  Tiago R. Balen,et al.  Evaluating the Impact of Resistive Defects on FinFET-Based SRAMs , 2017, VLSI-SoC.

[16]  William H. Robinson,et al.  Modeling of Single Event Transients With Dual Double-Exponential Current Sources: Implications for Logic Cell Characterization , 2015, IEEE Transactions on Nuclear Science.

[17]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[18]  Mark Neisser,et al.  ITRS lithography roadmap: 2015 challenges , 2015 .

[19]  Yervant Zorian,et al.  Test and Repair Methodology for FinFET-Based Memories , 2015, IEEE Transactions on Device and Materials Reliability.

[20]  Bharat L. Bhuva,et al.  Analysis of Bulk FinFET Structural Effects on Single-Event Cross Sections , 2017, IEEE Transactions on Nuclear Science.

[21]  R. Baumann Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .