Using Binary Decision Diagram for Test Generation of Power Supply Noise in Digital Circuits

The scaling of circuit design technology to ultra deep submicron has increased the sensitivity of circuit technology to various noise mechanisms such as power supply noise and leakage current noise, etc. The propagation of noise can happen through various modes like the power supply and the substrate to a sensitive receptor. The power supply noise can reduce the actual voltage level reaching a device, results in the loss of signal integrity. The type of noise may also cause the degradation of switching speed, timing faults, or logic functional failures. In this paper, a new approach is presented for the test generation of power supply noise in digital circuits, the approach is based on the binary decision diagrams. The test vectors of power supply noise are generated by building and operating several binary decision diagrams, such as the binary decision diagrams respectively corresponding to the normal circuits and the circuits whose signal lines have been assigned special logic values. A lot of experimental results show that if there are test vectors for the power supply noise in a circuit, then the test vectors can be generated by the approach proposed in this paper.

[1]  Hannu Tenhunen,et al.  Skewing-based method for reduction of functional crosstalk and power supply noise caused by on-chip buses , 2012, IET Comput. Digit. Tech..

[2]  Xiaoqing Wen,et al.  Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Ondrej Lhoták,et al.  An Optimal Encoding to Represent a Single Set in an ROBDD , 2010, IEEE Transactions on Computers.

[4]  Stefan Bolus,et al.  Power indices of simple games and vector-weighted majority games by means of binary decision diagrams , 2011, Eur. J. Oper. Res..

[5]  Qiang Xu,et al.  Pseudo-functional testing for small delay defects considering power supply noise effects , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Osnat Keren.  Reduction of Average Path Length in Binary Decision Diagrams by Spectral Methods , 2008, IEEE Transactions on Computers.

[7]  F. Fiori.  On the use of high-impedance power supplies to reduce the substrate switching noise in system-on-chips , 2012, Microelectron. Reliab..

[8]  Anand Gopalan,et al.  Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Guido Gronthoud,et al.  Modeling Power Supply Noise in Delay Testing , 2007, IEEE Design & Test of Computers.

[10]  Bhaskar Banerjee,et al.  Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Mark Mohammad Tehranipoor,et al.  Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.