Efficient Decision Procedure for Bounded Integer Non-linear Operations Using SMT()
暂无分享,去创建一个
[1] Karem A. Sakallah,et al. Automatic abstraction and verification of verilog models , 2004, Proceedings. 41st Design Automation Conference, 2004..
[2] Panagiotis Manolios,et al. BAT: The Bit-Level Analysis Tool , 2007, CAV.
[3] Frank M. Hutter. SPEAR Theorem Prover , 2007 .
[4] D. Babic,et al. Modular Arithmetic Decision Procedure , 2005 .
[5] Daniel Kroening,et al. A Tool for Checking ANSI-C Programs , 2004, TACAS.
[6] M.K. Ganai,et al. Accelerating High-level Bounded Model Checking , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[7] Niklas Sörensson,et al. An Extensible SAT-solver , 2003, SAT.
[8] Roberto Bruttomesso,et al. A Lazy and Layered SMT($\mathcal{BV}$) Solver for Hard Industrial Verification Problems , 2007, CAV.
[9] Rajeev Alur,et al. A Temporal Logic of Nested Calls and Returns , 2004, TACAS.
[10] Joël Ouaknine,et al. Deciding Bit-Vector Arithmetic with Abstraction , 2007, TACAS.
[11] Aarti Gupta,et al. SAT-Based Scalable Formal Verification Solutions (Series on Integrated Circuits and Systems) , 2007 .
[12] Aarti Gupta,et al. SAT-Based Scalable Formal Verification Solutions , 2007, Series on Integrated Circuits and Systems.
[13] Bruno Dutertre,et al. A Fast Linear-Arithmetic Solver for DPLL(T) , 2006, CAV.
[14] Kurt Keutzer,et al. Functional vector generation for HDL models using linear programming and 3-satisfiability , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[15] G. Dantzig,et al. Linear Programming and Its Extensions. , 1966 .
[16] Peter J. Stuckey,et al. The Cassowary linear arithmetic constraint solving algorithm , 2001, TCHI.
[17] Sanjit A. Seshia,et al. A hybrid SAT-based decision procedure for separation logic with uninterpreted functions , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[18] Joël Ouaknine,et al. Abstraction-Based Satisfiability Solving of Presburger Arithmetic , 2004, CAV.
[19] Marco Bozzano,et al. Encoding RTL Constructs for MathSAT: a Preliminary Report , 2006, Electron. Notes Theor. Comput. Sci..
[20] Sharad Malik,et al. Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[21] David L. Dill,et al. A Decision Procedure for Bit-Vectors and Arrays , 2007, CAV.
[22] Sharad Malik,et al. Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver , 2002, DAC '02.
[23] Zijiang Yang,et al. F-Soft: Software Verification Platform , 2005, CAV.
[24] Nikolaj Bjørner,et al. Z3: An Efficient SMT Solver , 2008, TACAS.
[25] Rolf Drechsler,et al. RTL-datapath verification using integer linear programming , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[26] Zhihong Zeng,et al. LPSAT: a unified approach to RTL satisfiability , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[27] Albert Oliveras,et al. DPLL(T) with Exhaustive Theory Propagation and Its Application to Difference Logic , 2005, CAV.
[28] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[29] Sven Leyffer,et al. On the global minimization of the value-at-risk , 2004, Optim. Methods Softw..