A Time-Interleaved $\Delta\Sigma$-DAC Architecture Clocked at the Nyquist Rate

This paper describes a delta-sigma (DeltaSigma) digital-to-analog converter (DAC) architecture that combines a polyphase decomposition of the interpolation filter and a time-interleaved error-feedback DeltaSigma modulator. Noise-shaped oversampling is achieved while clocking the digital circuitry at the Nyquist rate. The design of a third-order 4-bit modulator with eight times oversampling using the architecture is presented. Results from a prototype current-DAC driven by a VHDL simulation of the digital design at 2.66 GHz show that 56-dB linearity is achievable in 90-nm CMOS within a 1-V supply over a 155-MHz signal bandwidth making the architecture suitable for emerging ultra-wide-band and 60-GHz radio applications.

[1]  Jing Cao,et al.  A 10-bit 1GSample/s DAC in 90nm CMOS for Embedded Applications , 2006, IEEE Custom Integrated Circuits Conference 2006.

[2]  Dandan Li,et al.  Stable high-order delta-sigma digital-to-analog converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Pfm Peter Smulders.  60 GHz radio: prospects and future directions , 2003 .

[4]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[5]  A. Baschirotto,et al.  A 1.2-V, 600-MS/s, 2.4-mW DAC for WLAN 802.11 and 802.16 Wireless Transmitters , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[7]  David A. Johns,et al.  Time-interleaved oversampling convertors , 1993 .

[8]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[9]  Davide Dardari,et al.  High-speed indoor wireless communications at 60 GHz with coded OFDM , 1999, IEEE Trans. Commun..

[10]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[11]  B. Razavi,et al.  A UWB CMOS transceiver , 2005, IEEE Journal of Solid-State Circuits.

[12]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[13]  David A. Johns,et al.  Mismatch effects in time-interleaved oversampling converters , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[14]  A. Wiesbauer,et al.  A 350MHz low-OSR /spl Delta//spl Sigma/ current-steering DAC with active termination in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  M.S.J. Steyaert,et al.  A 10-bit 250-MS/s binary-weighted current-steering DAC , 2004, IEEE Journal of Solid-State Circuits.