An optimal channel pin assignment with multiple intervals for building block layout
暂无分享,去创建一个
[1] Ronald L. Rivest,et al. A "Greedy" Channel Router , 1982, DAC 1982.
[2] Tetsuo Asano,et al. Routing Region Definition and Ordering Scheme for Building-Block Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] R.L. Rivest,et al. A "Greedy" Channel Router , 1982, 19th Design Automation Conference.
[4] C. L. Liu,et al. Permutation Channel Routing , 1988 .
[5] Jason Cong,et al. Pin assignment with global routing for general cell designs , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Yang Cai,et al. Optimal channel pin assignment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Chak-Kuen Wong,et al. Optimal Wiring of Movable Terminals , 1983, IEEE Transactions on Computers.
[8] Michael Burstein,et al. Hierarchical Wire Routing , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Thomas Lengauer,et al. Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.
[10] Martin D. F. Wong,et al. Channel ordering for VLSI layout with rectilinear modules , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] David N. Deutsch,et al. A “DOGLEG” channel router , 1976, DAC '76.
[12] Ron Y. Pinter,et al. On minimizing channel density by lateral shifting , 1983 .
[13] Takeshi Yoshimura,et al. Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.