An 800 MOPS 110 mW 1.5 V parallel DSP for mobile multimedia processing

The central signal-processing unit for a portable multimedia terminal in the coming wide-band wireless communication age should meet the following three requirements: (1) high-performance for processing video-class wide-band digital signals, (2) low-power for extended battery life, (3) programmability to cope with applications with a small chip count. Conventional DSPs lack the high-performance, while emerging media processors consume too much power. This DSP exploits task-level, coarse-grained parallelism inherent in multimedia applications. This chip achieves performance in a power-efficient manner, while maintaining the programmability of conventional DSPs.

[1]  J. Yamada,et al.  A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  J. Kettenis,et al.  A video signal processor for motion-compensated field-rate upconversion in consumer television , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Tohru Mogami,et al.  A 0.25-/spl mu/m CMOS 0.9-V 100-MHz DSP core , 1997 .

[4]  Toshihiro Minami,et al.  A highly-parallel single-chip DSP architecture for video signal processing , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[5]  H. Takahashi,et al.  A 1 V DSP for wireless communications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  G. Barr,et al.  A single chip multimedia video processor , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  J. Knobloch,et al.  A programmable audio/video processor for H.320, H.324, and MPEG , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  H. Hanaki,et al.  A 2.2 GOPS video DSP with 2-RISC MIMD, 6-PE SIMD architecture for real-time MPEG2 video coding/decoding , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.