Automated design and usage of the Fault-Tolerant dynamic partial reconfiguration controller for FPGAs
暂无分享,去创建一个
[1] Jakub Lojda,et al. Automatically-Designed Fault-Tolerant Systems: Failed Partitions Recovery , 2021, 2021 IEEE East-West Design & Test Symposium (EWDTS).
[2] Jakub Lojda,et al. Automatic Design of Fault-Tolerant Systems for VHDL and SRAM-based FPGAs , 2021, 2021 24th Euromicro Conference on Digital System Design (DSD).
[3] Jakub Podivinsky,et al. Reliability Analysis of the FPGA Control System with Reconfiguration Hardening , 2021, 2021 24th Euromicro Conference on Digital System Design (DSD).
[4] Andy Ye,et al. Static power model for CMOS and FPGA circuits , 2021, IET Comput. Digit. Tech..
[5] Jakub Podivinsky,et al. Reliability Analysis of Reconfiguration Controller for FPGA–Based Fault Tolerant Systems: Case Study , 2020, 2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).
[6] Jakub Podivinsky,et al. Automatic Design of Reliable Systems Based on the Multiple-choice Knapsack Problem , 2020, 2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).
[7] Jakub Podivinsky,et al. Majority Type and Redundancy Level Influences on Redundant Data Types Approach for HLS , 2018, 2018 16th Biennial Baltic Electronics Conference (BEC).
[8] R. Giordano,et al. Configuration Self-Repair in Xilinx FPGAs , 2018, IEEE Transactions on Nuclear Science.
[9] Jakub Podivinsky,et al. Evaluation Platform for Testing Fault Tolerance Properties: Soft-core Processor-Based Experimental Robot Controller , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).
[10] Jakub Podivinsky,et al. FT-EST Framework: Reliability Estimation for the Purposes of Fault-Tolerant System Design Automation , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).
[11] Kizheppatt Vipin,et al. FPGA Dynamic and Partial Reconfiguration , 2018, ACM Comput. Surv..
[12] Jakub Podivinsky,et al. Data types and operations modifications: A practical approach to fault tolerance in HLS , 2017, 2017 IEEE East-West Design & Test Symposium (EWDTS).
[13] Tong Wu,et al. TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS , 2017, 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).
[14] K. Velusamy,et al. Verification of fault tolerant techniques in finite state machines using simulation based fault injection targeted at FPGAs for SEU mitigation , 2017, 2017 4th International Conference on Electronics and Communication Systems (ICECS).
[15] S. Kulis,et al. Single Event Effects mitigation with TMRG tool , 2017 .
[16] Mengmeng Liu,et al. Research on fault injection technology for embedded software based on JTAG interface , 2016, 2016 11th International Conference on Reliability, Maintainability and Safety (ICRMS).
[17] Marco Platzner,et al. FPGA Redundancy Configurations: An Automated Design Space Exploration , 2014, 2014 IEEE International Parallel & Distributed Processing Symposium Workshops.
[18] Tommy Kuhn,et al. Testing reliability techniques for SoCs with fault tolerant CGRA by using live FPGA fault injection , 2013, 2013 International Conference on Field-Programmable Technology (FPT).
[19] N. Jawahar,et al. A hybrid cuckoo search and genetic algorithm for reliability-redundancy allocation problems , 2013, Comput. Ind. Eng..
[20] Jason Helge Anderson,et al. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems , 2013, TECS.
[21] Tommy Kuhn,et al. A Fast and Accurate FPGA-Based Fault Injection System , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.
[22] Madjid Tavana,et al. A new multi-objective particle swarm optimization method for solving reliability redundancy allocation problems , 2013, Reliab. Eng. Syst. Saf..
[23] Andrea Domenici,et al. Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAs , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[24] Wei-Chang Yeh,et al. Solving reliability redundancy allocation problems using an artificial bee colony algorithm , 2011, Comput. Oper. Res..
[25] Zdenek Kotásek,et al. SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems , 2011, 2011 14th Euromicro Conference on Digital System Design.
[26] Martin Straka,et al. Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA , 2010, NORCHIP 2010.
[27] Brent E. Nelson,et al. Rapid prototyping tools for FPGA designs: RapidSmith , 2010, 2010 International Conference on Field-Programmable Technology.
[28] Michael J. Wirthlin,et al. FPGA partial reconfiguration via configuration scrubbing , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[29] Xin Yao,et al. A multi-objective approach to Redundancy Allocation Problem in parallel-series systems , 2009, 2009 IEEE Congress on Evolutionary Computation.
[30] Alfredo Benso,et al. A Functional Verification based Fault Injection Environment , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).
[31] Sergio D'Angelo,et al. Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).
[32] J. Onishi,et al. Solving the Redundancy Allocation Problem With a Mix of Components Using the Improved Surrogate Constraint Method , 2007, IEEE Transactions on Reliability.
[33] Yi-Ching Chen,et al. Redundancy allocation of series-parallel systems using a variable neighborhood search algorithm , 2007, Reliab. Eng. Syst. Saf..
[34] C. Lopez-Ongil,et al. Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.
[35] Kaushik Roy,et al. Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[36] Sergio D'Angelo,et al. A fault injection tool for SRAM-based FPGAs , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..
[37] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[38] Robert E. Lyons,et al. The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..
[39] Abdul Rafay Khatri,et al. RASP-TMR: An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach , 2018 .
[40] Vasujadevi Midasala,et al. Implementation of FPGA Based Fault Injection Tool (FITO) for Testing Fault Tolerant Designs , 2012 .
[41] David M. Hiemstra,et al. Single Event Upset Characterization of the Virtex-5 Field Programmable Gate Array Using Proton Irradiation , 2010, 2010 IEEE Radiation Effects Data Workshop.