Black-Bus: a new data-transfer technique using local address on networks-on-chips
暂无分享,去创建一个
Hideharu Amano | Yutaka Yamada | Michihiro Koibuchi | Akiya Jouraku | Kenichiro Anjo | A. Jouraku | H. Amano | K. Anjo | M. Koibuchi | Yutaka Yamada
[1] Fadi J. Kurdahi,et al. MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.
[2] David Flynn,et al. AMBA: enabling reusable on-chip designs , 1997, IEEE Micro.
[3] Timothy Mark Pinkston,et al. A methodology for designing efficient on-chip interconnects on well-behaved communication patterns , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[4] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[5] Maurice Yarrow,et al. New Implementations and Results for the NAS Parallel Benchmarks 2 , 1997, PPSC.
[6] Hideharu Amano,et al. Performance evaluation of RHiNET 2/NI: a network interface for distributed parallel computing systems , 2003, CCGrid 2003. 3rd IEEE/ACM International Symposium on Cluster Computing and the Grid, 2003. Proceedings..
[7] William J. Dally,et al. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.
[8] William J. Dally,et al. Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels , 1993, IEEE Trans. Parallel Distributed Syst..
[9] SkjellumAnthony,et al. A high-performance, portable implementation of the MPI message passing interface standard , 1996 .
[10] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[11] Charles L. Seitz,et al. Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.
[12] Antonio Robles,et al. Effective strategy to compute forwarding tables for infiniBand networks , 2001, International Conference on Parallel Processing, 2001..
[13] Hideharu Amano,et al. L-turn routing: an adaptive routing in irregular networks , 2001, International Conference on Parallel Processing, 2001..
[14] Antonio Robles,et al. Improving the Up*/Down* Routing Scheme for Networks of Workstations , 2000, Euro-Par.
[15] Paul Master. The Age of Adaptive Computing Is Here , 2002, FPL.
[16] Hideharu Amano,et al. Performance evaluation of routing algorithms in RHiNET-2 cluster , 2003, 2003 Proceedings IEEE International Conference on Cluster Computing.
[17] Steven L. Scott,et al. The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus , 1996 .
[18] Anthony Skjellum,et al. A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard , 1996, Parallel Comput..
[19] Rudy Lauwereins,et al. Networks on Chip as Hardware Components of an OS for Reconfigurable Systems , 2003, FPL.
[20] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.