A 2.8–3.8-GHz Low-Spur DTC-Based DPLL With a Class-D DCO in 65-nm CMOS

We present a digital phase-locked loop (DPLL) operating from 2.8 to 3.8 GHz with an on-chip 40-MHz reference crystal oscillator. The DPLL makes use of a class-D digitally controlled oscillator and a digital-to-time converter with a single-bit (bang-bang) phase detector. The DPLL displays an excellent behavior in terms of in-band fractional spurs, which are consistently below −65 dBc across the tuning range, thanks to a number of digital correction algorithms running in the background. The 65-nm CMOS DPLL consumes 18.2 mW for an in-band phase noise of −102 dBc/Hz at 100-kHz offset.

[1]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[2]  Giovanni Marzin,et al.  A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-${\rm fs}_{\rm rms}$ Integrated Jitter at 4.5-mW Power , 2011, IEEE Journal of Solid-State Circuits.

[3]  Giovanni Marzin,et al.  An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs , 2014, IEEE Journal of Solid-State Circuits.

[4]  Luca Fanori,et al.  Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning , 2010, IEEE Journal of Solid-State Circuits.

[5]  Pietro Andreani,et al.  A Class-D CMOS DCO with an on-chip LDO , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[6]  Roc Berenguer,et al.  An 802.11 a/b/g/n digital fractional-N PLL with automatic TDC linearity calibration for spur cancellation , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[7]  Poras T. Balsara,et al.  All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Fu-Lung Hsueh,et al.  A Fully Integrated Bluetooth Low-Energy Transmitter in 28 nm CMOS With 36% System Efficiency at 3 dBm , 2016, IEEE Journal of Solid-State Circuits.

[9]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[10]  Kenichi Okada,et al.  A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC , 2016, IEEE Journal of Solid-State Circuits.

[11]  Luca Fanori,et al.  A Dither-Less All Digital PLL for Cellular Transmitters , 2012, IEEE Journal of Solid-State Circuits.