On-chip 20Gbps high-speed I/O IC test system for signal integrity characterization in flip-chip package
暂无分享,去创建一个
[1] Deog-Kyoon Jeong,et al. Circuit techniques for a 40Gb/s transmitter in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[2] A. Tuszynski,et al. CMOS tapered buffer , 1990 .
[3] W. R. Eisenstadt,et al. S-parameter-based IC interconnect transmission line characterization , 1992 .
[4] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[5] W. R. Eisenstadt,et al. GTL high speed I/O in 3D ICs for TSV and interconnect signal integrity characterization , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[6] Yanping Ding,et al. A 21-GHz 8-Modulus Prescaler and a 20-GHz Phase-Locked Loop Fabricated in 130-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.
[7] M. Bayer,et al. Cell based fully integrated CMOS frequency synthesizers , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[8] V. Zlatkovic,et al. Clocking Challenges in High Speed Source Synchronous Interfaces , 2006, 2006 25th International Conference on Microelectronics.