Pipelined VLSI architecture for adaptive image compression