Implementation of signal processing functions using 1-bit systolic arrays
暂无分享,去创建一个
The use of systolic arrays of 1-bit cells to implement a range of important signal processing functions is demonstrated. Two examples, a pipelined multiplier and a pipelined bit-slice transform circuit, are given. This approach has many important implications for silicon technology, and these are outlined briefly.
[1] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[2] H. T. Kung. The Structure of Parallel Algorithms , 1980, Adv. Comput..
[3] Sudhir Ahuja,et al. Effective Pipelining of Digital Systems , 1978, IEEE Transactions on Computers.
[4] Lynn Conway,et al. Introduction to VLSI systems , 1978 .