Design of a high-performance clock recovery method using PLL

This paper deals with the problem of clock recovery in communication links. Concerning the fact that in the digital world most of the data is transmitted in serial format, a lot of systems send the signal and the clock simultaneously. In this paper, an innovative method for extracting the clock in such systems is introduced. The method relies on the a PLL-like feedback loop that can lock on the input clock with in outstandingly short time. The method has proven to be quite effective in simulations. The applications vary from computer networks to wireless communication. Moreover, It can be quite useful in instrumentation purposes in which the link is the bottleneck of system stability.