论文信息 - Selective erasable and programmable NAND‐type MNOS memory

Selective erasable and programmable NAND‐type MNOS memory

This study was made of a new programming method and memory characteristics of an NAND-type MNOS memory cell which uses half the size of the conventional two-transistor structure using the same design rule. As a result, it was found that inadvertent writing can be prevented under the write inhibit mode by using a new sequencing (PURGE mode) which moves unnecessary thermal electrons generated under MNOS gate to the bit lines. Also, it was verified that selective rewriting by NAND type can be realized. This prototype of NAND-type MNOS memory cell can realize PURGE effect by applying 3 V and a very short pulse of 30 ns. It was found out also that possible number of PURGES of unselected memory cells at each writing is about 1010. The limit of the read cycle is about 106 when the word line consists of 128 bytes.

[1] Mitsumasa Koyanagi,et al. Dynamic Injection MNOS Memory Devices , 1980 .

[2] T. Nozaki,et al. A 1 Mbit EEPROM with MONOS memory cell for semiconductor disk application , 1990 .

[3] D. Cioaca,et al. A million-cycle CMOS 256 K EEPROM , 1987 .

[4] Ken Uchida,et al. Hi-MNOS II technology for a 64-kbit byte-erasable 5-V-only EEPROM , 1985 .

[5] Mark Winston,et al. A 90 ns 100 K erase/program cycle megabit flash memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.