AMULET2e: an asynchronous embedded controller

AMULET2e is an embedded system chip incorporating a 32-bit ARM-compatible asynchronous processor core, a 4-Kb pipelined cache, a flexible memory interface with dynamic bus sizing, and assorted programmable control functions. Many on-chip performance-enhancing and power-saving features are switchable, enabling detailed experimental analysis of their effectiveness. AMULET2e silicon demonstrates competitive performance and power efficiency, ease of system design, and it includes innovative features that exploit its asynchronous operation to advantage in applications that require low standby power and/or freedom from the electromagnetic interference generated by system clocks.

[1]  Ivan E. Sutherland,et al.  The counterflow pipeline processor architecture , 1994, IEEE Design & Test of Computers.

[2]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[3]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.

[4]  Stephen B. Furber,et al.  Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language , 1998, ESM.

[5]  Jim D. Garside A CMOS VLSI Implementation of an Asynchronous ALU , 1993, Asynchronous Design Methodologies.

[6]  Peter Robinson,et al.  Rotary pipeline processors , 1996 .

[7]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[8]  Jim D. Garside,et al.  The AMULET2e cache system , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[9]  Marc Renaudin,et al.  ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Steve Furber Computing without Clocks: Micropipelining the ARM Processor , 1995 .

[11]  Jens Sparsø,et al.  The design of an asynchronous TinyRISC/sup TM/ TR4101 microprocessor core , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[12]  Jim D. Garside,et al.  AMULET1: a micropipelined ARM , 1994, Proceedings of COMPCON '94.

[13]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[14]  Jim D. Garside,et al.  The design and evaluation of an asynchronous microprocessor , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[15]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.

[16]  Steve Furber,et al.  ARM System Architecture , 1996 .

[17]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[18]  Gordon B. Steven,et al.  Hades-towards the design of an asynchronous superscalar processor , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[19]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[20]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Jim D. Garside,et al.  Register locking in an asynchronous microprocessor , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[22]  Takashi Nanya,et al.  TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[23]  W. F. Richardson,et al.  Architectural considerations for a self-timed decoupled processor , 1996 .

[24]  Roland N. Ibbett,et al.  The MU5 Computer System , 1979 .

[25]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.