BIST for 1149.1-compatible boards: A low-cost and maximum-flexibility solution
暂无分享,去创建一个
[1] Wu-Tung Cheng,et al. Diagnosis for wiring interconnects , 1990, Proceedings. International Test Conference 1990.
[2] Lee Whetsel. A Proposed Method of Accessing 1149.1 in a Backplane Environment , 1992, Proceedings International Test Conference 1992.
[3] José Silva Matos,et al. A boundary scan test controller for hierarchical BIST , 1992, Proceedings International Test Conference 1992.
[4] Partha Raghavachari,et al. CIRCUIT PACK BIST FROM SYSTEM TO FACTORY - THE MCERT CHIP , 1991, 1991, Proceedings. International Test Conference.
[5] R. E. Tulloss,et al. BIST and boundary-scan for board level test: test program pseudocode , 1989, [1989] Proceedings of the 1st European Test Conference.
[6] Lee Whetsel,et al. AN IEEE 1149.1 BASED LOGIC/SIGNATURE ANALYZER IN A CHIP , 1991, 1991, Proceedings. International Test Conference.
[7] Grady Giles,et al. IMPLEMENTING 1149.1 ON CMOS MICROPROCESSORS , 1991, 1991, Proceedings. International Test Conference.
[8] Colin M. Maunder,et al. An introduction to the boundary scan standard: ANSI/IEEE Std 1149.1 , 1991, J. Electron. Test..
[9] Rodham E. Tulloss,et al. Testability on TAP , 1992 .