Solutions for image rejection CMOS LNA

This paper deals with the realization of a high image rejection (IR) CMOS LNA, tailored to DECT applications. Two topologies are proposed. The first one makes use of a Q-enhancement circuit and provides 15 dB IR with 300 MHz IF, 4.5 dB NF and -13 dBm IIP3. A notch filter loads the second LNA. The results are the following: 30 dB IR, 5.5 dB NF and -10 dBm IIP3. In both cases the frequency control is performed by means of an integrated MOS varactor. These circuits prove to be suitable for highly integrated CMOS receivers employing wideband IF architecture. At the expense of an almost double current consumption with respect to classical LNA, they provide enough image rejection to get rid of off-chip image rejection filters.

[1]  M. A. Copeland,et al.  A 1.9-GHz silicon receiver with monolithic image filtering , 1998 .

[2]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[3]  R. Castello,et al.  A metal-oxide-semiconductor varactor , 1999, IEEE Electron Device Letters.

[4]  Thomas H. Lee,et al.  A lSV, 1.5GHz CMOS Low Noise Amplifier , 1996 .

[5]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[6]  Yannis Tsividis,et al.  A Si 1.8 GHz RLC filter with tunable center frequency and quality factor , 1996, IEEE J. Solid State Circuits.

[7]  E.I. El-Masry,et al.  CMOS front end RF amplifier with on-chip tuning , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.