Network Processor for High-Speed Network and Quick Programming

The paper describes the concept, architecture, and prototype test results of a packet processor that enables us to implement an application-specific high-speed packet processing system without expert-level programming skills. This processor has a pipelined processing architecture and features coarse-grained instructions that are based on the data formats of the telecommunication packet. Using this processor, target applications can be implemented within a short working period without degrading the processing performance. We implemented a prototype system to evaluate its packet propagation delay and packet forwarding performance. The measured results suggest that the architecture is useful for packet processing on high-speed telecommunication networks.

[1]  Alan Kullberg,et al.  Incremental updating of the Internet checksum , 1990, RFC.

[2]  Mitsuru Nomura,et al.  SHD movie distribution system using image container with 4096/spl times/2160 pixel resolution and 36 bit color , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Sadayasu Ono,et al.  International real-time streaming of 4K digital cinema , 2006, Future Gener. Comput. Syst..

[4]  Takuya Okamoto Design tools and trial designs for PCA-chip2 , 2003 .

[5]  Toshiaki Miyazaki,et al.  Adaptive Stream Multicast Based on IP Unicast and Dynamic Commercial Attachment Mechanism: An Active Network Implementation , 2001, IWAN.

[6]  Qiong Gu,et al.  Network aware video transcoding for symbiotic rate adaptation on interactive transport , 2001, Proceedings IEEE International Symposium on Network Computing and Applications. NCA 2001.

[7]  Toshiaki Miyazaki,et al.  A High Time-Resolution Traffic Monitoring System , 2004, IEICE Trans. Inf. Syst..

[8]  Paul Francis,et al.  The IP Network Address Translator (NAT) , 1994, RFC.

[9]  G.J. Minden,et al.  A survey of active network research , 1997, IEEE Communications Magazine.

[10]  J. Williams Architectures for network processing , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).