ATUM: a new technique for capturing address traces using microcode

Trace-driven simulation is often used in the design of computer systems, especially caches and translation lookaside buffers. Capturing address traces to drive such simulations has been problematic, often involving 1000:1 software overhead to trace a target workload, and/or mechanisms that cause significant distortions in the recorded data. A new technique for capturing address traces has been developed to use a processor's microcode to record addresses in a reserved part of main memory as a side effect of normal execution. An experimental implementation of this technique on a VAX1 8200 processor shows a number of advantages over previous techniques, including fewer distortions of the address trace and a hundred times faster recording. With this technique, it is possible to gather full operating-system traces of multi-tasking workloads.

[1]  Alan Jay Smith,et al.  Two Methods for the Efficient Analysis of Memory Address Trace Data , 1977, IEEE Transactions on Software Engineering.

[2]  Jeffrey R. Spirn,et al.  Program Behavior: Models and Measurements , 1977 .

[3]  Douglas W. Clark,et al.  Cache Performance in the VAX-11/780 , 1983, TOCS.

[4]  A Study of Instruction Cache Organizations and Replacement Policies , 1983, ISCA.

[5]  J. Goodman.  Using cache memory to reduce processor-memory traffic , 1983, ISCA '83.

[6]  James R. Goodman,et al.  A study of instruction cache organizations and replacement policies , 1983, ISCA '83.

[7]  Richard L. Sites,et al.  A chip set microarchitecture for a high-performance VAX implementation , 1984, MICRO 17.

[8]  Alan Jay Smith,et al.  Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.

[9]  Alan Jay Smith,et al.  Experimental evaluation of on-chip microprocessor cache memories , 1984, ISCA '84.

[10]  Will Sherwood,et al.  Patchable control store for reduced microcode risk in a VLSI VAX microcomputer , 1984, MICRO 17.

[11]  Emmanuel Katevenis,et al.  Reduced instruction set computer architectures for VLSI , 1984 .

[12]  W. Johnson.  A VLSI superminicomputer CPU , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Alan Jay Smith.  Cache Evaluation and the Impact of Workload Choice , 1985, ISCA.

[14]  Douglas W. Clark,et al.  Performance of the VAX-11/780 translation buffer: simulation and measurement , 1985, TOCS.

[15]  Thomas Roberts Puzak,et al.  Analysis of cache replacement-algorithms , 1985 .