Simple performance models for integrated processing tools

Integrated processing tools are becoming increasingly prevalent in modern fabs. Integrated tools consist of several process modules connected around a central handler such that the modules can process several wafers from the same lot simultaneously. Lithography cells and vacuum cluster tools are examples of integrated processors. Simple, intuitive models of the cycle time, throughput, and wafer cost of integrated tools are introduced. The models use two measurable parameters that aggregate tool operations: the incremental cycle time is the average increase in cycle time resulting from a lot size increment of one wafer and the fixed cycle time is the portion of cycle time that is independent of lot size. One example shows how an empirical analysis of a commercial CVD cluster tool was used with the models to identify opportunities to increase tool throughput. In a second example, analytical models of the incremental and fixed cycle times are used to provide insight into the effects of tool configuration on performance. Finally, simulations of single integrated tools are used to show some limitations of the model.

[1]  Robert W. Atherton,et al.  Performance analysis of multi-process semiconductor manufacturing equipment , 1990, IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop.

[2]  S. C. Wood,et al.  A generic model for cluster tool throughput time and capacity , 1994, Proceedings of 1994 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (ASMC).

[3]  David V. Horak,et al.  Cluster Processing For 16-Mb DRAM Production , 1990, Other Conferences.

[4]  Todd LeBaron,et al.  The simulation of cluster tools: a new semiconductor manufacturing technology , 1994, Proceedings of Winter Simulation Conference.

[5]  R. Carnes,et al.  Long term cost of ownership: beyond purchase price (chip manufacture) , 1991, 1991 Proceedings IEEE/SEMI International Semiconductor Manufacturing Science Symposium.

[6]  J. Little A Proof for the Queuing Formula: L = λW , 1961 .

[7]  John L. Mauer,et al.  Using simulation to analyze integrated tool performance in semiconductor manufacturing , 1994 .

[8]  R. S. Gyurcsik,et al.  Single-wafer cluster tool performance: an analysis of throughput , 1994 .