Globally asynchronous locally synchronous architecture for large high-performance ASICs
暂无分享,去创建一个
Hannu Tenhunen | Johnny Öberg | Thomas Olsson | Peeter Ellervee | Ahmed Hemani | Shashi Kumar | Peter Nilsson | Dan Lindqvist | Thomas Meincke
[1] H. Tenhunen,et al. Micropipeline DSP-ASIC for a DS-SS receiver , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.
[2] R. Brodersen,et al. A fully-asynchronous digital signal processor using self-timed circuits , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[3] M. Torkelson,et al. A monolithic digital clock-generator for on-chip clocking of custom DSP's , 1996 .
[4] Vivek Tiwari,et al. Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[5] Petru Eles,et al. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search , 1997, Des. Autom. Embed. Syst..
[6] Scott Hauck,et al. Asynchronous design methodologies: an overview , 1995, Proc. IEEE.
[7] Ahmed Hemani,et al. A methodology and algorithms for efficient interprocess communication synthesis from system description in SDL , 1998, Proceedings Eleventh International Conference on VLSI Design.
[8] Massoud Pedram,et al. Low power design methodologies , 1996 .
[9] Robert W. Brodersen,et al. A fully-asynchronous digital signal processor using self-timed circuits , 1990 .