Single event multiple transient (SEMT) measurements in 65 nm bulk technology

This paper presents the results of a detailed characterization of Single Event Multiple Transients (SEMTs) in a 65 nm bulk process technology. Advanced test structures are described and heavy-ion test results are presented. Chains with different gate types and topologies are studied. Measured results include both cross-sections and pulse widths. The impact of tilt on the extent of SEMTs is investigated.

[1]  Diana Marculescu,et al.  Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Shuming Chen,et al.  A Layout-Level Approach to Evaluate and Mitigate the Sensitive Areas of Multiple SETs in Combinational Circuits , 2014, IEEE Transactions on Device and Materials Reliability.

[3]  Shuming Chen,et al.  A Novel Layout-Based Single Event Transient Injection Approach to Evaluate the Soft Error Rate of Large Combinational Circuits in Complimentary Metal-Oxide-Semiconductor Bulk Technology , 2016, IEEE Transactions on Reliability.

[4]  Cecilia Metra,et al.  Multiple transient faults in logic: an issue for next generation ICs? , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[5]  B. Narasimham,et al.  On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.

[6]  Adrian Evans,et al.  New Techniques for SET Sensitivity and Propagation Measurement in Flash-Based FPGAs , 2014, IEEE Transactions on Nuclear Science.

[7]  陈书明,et al.  Heavy-Ion-Induced Charge Sharing Measurement With a Novel Uniform Vertical Inverter Chains (UniVIC) SEMT Test Structure , 2015 .

[8]  M. Gaillardin,et al.  New Insights Into Single Event Transient Propagation in Chains of Inverters—Evidence for Propagation-Induced Pulse Broadening , 2007, IEEE Transactions on Nuclear Science.

[9]  Diana Marculescu,et al.  MARS-C: modeling and reduction of soft errors in combinational circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  Naoya Onizawa,et al.  Multiple-event-transient soft-error gate-level simulator for harsh radiation environments , 2015, TENCON 2015 - 2015 IEEE Region 10 Conference.

[11]  Mehdi Baradaran Tahoori,et al.  Layout-Based Modeling and Mitigation of Multiple Event Transients , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Masanori Hashimoto,et al.  Neutron induced single event multiple transients with voltage scaling and body biasing , 2011, 2011 International Reliability Physics Symposium.

[13]  William H. Robinson,et al.  Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[14]  Charles H.-P. Wen,et al.  Layout-Based Soft Error Rate Estimation Framework Considering Multiple Transient Faults—From Device to Circuit Level , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Adrian Evans,et al.  Detailed SET Measurement and Characterization of a 65 nm Bulk Technology , 2017, IEEE Transactions on Nuclear Science.