Highly scalable and CMOS-compatible STTM cell technology

The technological challenges associated with STTM (scalable two transistor memory) cells were reviewed. First of all, the basic operating principles of the memory cell are discussed. This is followed by the introduction of the memory array formation and co-process of the I/O transistor, applying a 0.24 /spl mu/m design rule test vehicle. A new cell structure of a surrounded gate STTM structure is introduced. In addition, the process technology and the performance of the memory cell are presented.

[1]  K. Itoh,et al.  Phase-state low electron-number drive random access memory (PLEDM) , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  K. Nakazato,et al.  The role of tunnel barriers in phase-state low electron-number drive transistors (PLEDTRs) , 2001 .

[3]  K. Itoh,et al.  PLED-planar localised electron devices , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  H.-J. Kim,et al.  Scalable Two-Transistor Memory (STTM) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[5]  Kiyoo Itoh,et al.  Normally-off PLED (Planar Localised Electron Device) for non-volatile memory , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).