Geometry Optimization of Sub-100nm Node RF CMOS Utilizing Three Dimensional TCAD Simulation

For the purpose of 90nm technology node RF CMOS geometry optimization, the effect of geometrical variations on the high frequency characteristics are precisely analyzed utilizing a three dimensional TCAD device simulator. After showing the accuracy of small-signal 3D TCAD simulation, the dependence of MOSFET's gate resistance on gate width is analyzed with the results showing that when gate width becomes shorter than 1mum gate resistance begins to increase dramatically. 3D TCAD is then applied to achieve a more practical CMOS design. The effects and trade-offs of geometrical factors, such as number, width and pitch size of gate fingers of comb-shaped transistors, are analyzed to attain an optimum combination

[1]  P. Packan,et al.  A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[2]  P. Sen,et al.  Linear RF CMOS power amplifier with improved efficiency and linearity in wide power levels , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[3]  Wolfgang Fichtner,et al.  Simulation of RF Noise in MOSFETs Using Different Transport Models , 2003 .

[4]  K. F. Lee,et al.  Impact of distributed gate resistance on the performance of MOS devices , 1994 .

[5]  M. Erturk,et al.  RF FET layout and modeling for design success in RFCMOS technologies , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[6]  C. Enz,et al.  MOS transistor modeling for RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[7]  M. Tiebout,et al.  17 GHz transceiver design in 0.13 /spl mu/m CMOS , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.