A robust latch-type sense amplifier using adaptive latch resistance

A latch-type sense amplifier (SA) utilizing adaptive resistance technique is proposed. With adaptively adjusted resistance in a latch path, the proposed SA can compensate for an erroneous voltage drop in bit-lines induced by bit-cell leakage current. The simulation shows that the sense amplifier margin (SM) is improved in the presence of mismatches. The SA test chip is fabricated in a 0.18-μm CMOS technology showing the SM improvement of 6% to 15% at various supply voltages.

[1]  Taejoong Song,et al.  Enhanced input range dynamic comparator for pipeline analogue-to-digital converter , 2009 .

[2]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[3]  R. Singh,et al.  An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Wayne P. Burleson,et al.  Sensing design issues in deep submicron CMOS SRAMs , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).