1.1 TMACS/mW Fine-Grained Stochastic Resonant Charge-Recycling Array Processor

We present a resonant adiabatic mixed-signal 128 × 256 array processor that achieves the energy efficiency of 1.1 TMACS (1012 multiply accumulates per second) per mW of power operating from a 1.6 V DC supply. The 1.9 μm × 9 μm 3T NMOS unit cell with a single-wire pitch multiplexed bit/compute line provides charge-conserving 1b-1b multiplication and single-node charge-domain analog accumulation. A stochastic data modulation scheme minimizes on-chip capacitance variability maintaining sinusoidal clock oscillations near resonance.

[1]  Amnon Yariv,et al.  A parallel analog CCD/CMOS neural network IC , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[2]  Volnei A. Pedroni,et al.  Pattern matching and parallel processing with CCD technology , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.

[3]  Hiroyuki Yamauchi,et al.  An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[4]  Alan H. Kramer Array-based analog computation , 1996, IEEE Micro.

[5]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[6]  T. Morimoto,et al.  A fully-parallel vector quantization processor for real-time motion picture compression , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  Rahul Sarpeshkar,et al.  Analog Versus Digital: Extrapolating from Electronics to Neurobiology , 1998, Neural Computation.

[8]  M. Bolotski,et al.  A 160/spl times/120 pixel liquid-crystal-on-silicon microdisplay with an adiabatic DACM , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  T. Ohmi Feedback charge-transfer comparator with zero static power , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  Gert Cauwenberghs,et al.  Charge-mode parallel architecture for matrix-vector multiplication , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[11]  N. Tzartzanis,et al.  The design and implementation of a low-power clock-powered microprocessor , 2000, IEEE Journal of Solid-State Circuits.

[12]  Gert Cauwenberghs,et al.  Charge-mode parallel architecture for vector-matrix multiplication , 2001 .

[13]  Gert Cauwenberghs,et al.  Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines , 2001, NIPS.

[14]  R. Genov,et al.  A 5.9mW 6.5GMACS CID/DRAM array processor , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[15]  Gert Cauwenberghs,et al.  Kerneltron: support vector "machine" in silicon , 2003, IEEE Trans. Neural Networks.

[16]  Gert Cauwenberghs,et al.  Dynamic MOS sigmoid array folding analog-to-digital conversion , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  T. Shibata,et al.  A low-power and compact CDMA matched filter based on switched-current technology , 2005, IEEE Journal of Solid-State Circuits.

[18]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[19]  Gert Cauwenberghs,et al.  Micropower gradient flow acoustic localizer , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  R. Genov,et al.  175 GMACS/mW Charge-Mode Adiabatic Mixed-Signal Array Processor , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[21]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[22]  Gert Cauwenberghs,et al.  1.1 TMACS/mW Load-Balanced Resonant Charge-Recycling Array Processor , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[23]  R. Genov,et al.  480-GMACS/mW Resonant Adiabatic Mixed-Signal Processor Array for Charge-Based Pattern Recognition , 2007, IEEE Journal of Solid-State Circuits.

[24]  Roman Genov,et al.  Focal-Plane Spatially Oversampling CMOS Image Compression Sensor , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  R. Genov,et al.  Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor , 2009, IEEE Journal of Solid-State Circuits.

[26]  Gert Cauwenberghs,et al.  An Active Pixel CMOS separable transform image sensor , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[27]  Christopher M. Twigg,et al.  A Floating-Gate-Based Field-Programmable Analog Array , 2010, IEEE Journal of Solid-State Circuits.