An 18-mW 2.5-GHz/900-MHz BiCMOS dual frequency synthesizer with < 10-Hz RF carrier resolution

A 2.5-GHz/900-MHz dual fractional-N/integer-N frequency synthesizer is implemented in 0.35-µm, 25-GHz BiCMOS. A ΔΣ fractional-N synthesizer is employed for RF channels to have agile switching, low in-band noise and fine resolution. An on-chip voltage regulator is designed to reduce digital power and substrate noise. The in-band noise of -82 dBc/Hz with 35-kHz loop bandwidth is achieved at 2.47 GHz with less than 10-Hz frequency resolution. The prototype dual synthesizer consumes 18 mW with 2.6-V supply.

[1]  C. Olgaard,et al.  A 1.8 V/3.5 mA 1.1 GHz/300 MHz CMOS dual PLL frequency synthesizer IC for RF communications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  W. Rhee,et al.  An on-chip phase compensation technique in fractional-N frequency synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Calvin Plett,et al.  An agile ISM band frequency synthesizer with built-in GMSK data modulation , 1998, IEEE J. Solid State Circuits.

[4]  Andrew Z Grzegorek,et al.  ∝s Settling and 2Mb/s Closed Loop Modulation , 2000 .

[5]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[6]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[7]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[8]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[9]  Bang-Sup Song,et al.  A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .