ALPS: a peak power estimation tool for sequential circuits
暂无分享,去创建一个
[1] Enrico Macii,et al. Computing the Maximum Power Cycles of a Sequential Circuit , 1995, 32nd Design Automation Conference.
[2] K. Keutzer,et al. On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[3] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[4] Kaushik Roy,et al. Maximum power estimation for CMOS circuits using deterministic and statistical approaches , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[5] Michael S. Hsiao,et al. Effects of delay models on peak power estimation of VLSI sequential circuits , 1997, ICCAD 1997.
[6] Michael S. Hsiao,et al. K2: an estimator for peak sustainable power of VLSI circuits , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.