Optimization of single-gate carbon-nanotube field-effect transistors

The performance of Schottky-barrier carbon-nanotube field-effect transistors (CNTFETs) critically depends on the device geometry. Asymmetric gate contacts, the drain and source contact thickness, and inhomogenous dielectrics above and below the nanotube influence the device operation. An optimizer has been used to extract geometries with steep subthreshold slope and high I/sub on//I/sub off/ ratio. It is found that the best performance improvements can be achieved using asymmetric gates centered above the source contact, where the optimum position and length of the gate contact varies with the oxide thickness. The main advantages of geometries with asymmetric gate contacts are the increased I/sub on//I/sub off/ ratio and the fact that the gate voltage required to attain minimum drain current is shifted toward zero, whereas symmetric geometries require V/sub g/=V/sub d//2. Our results suggest that the subthreshold slope of single-gate CNTFETs scales linearly with the gate-oxide thickness and can be reduced by a factor of two reaching a value below 100 mV/dec for devices with oxide thicknesses smaller than 5 nm by geometry optimization.

[1]  M. Radosavljevic,et al.  Tunneling versus thermionic emission in one-dimensional semiconductors. , 2004, Physical review letters.

[2]  Stefan Heinze,et al.  Electrostatic engineering of nanotube transistors for improved performance , 2003 .

[3]  W. Hoenlein.  New Prospects for Microelectronics: Carbon Nanotubes , 2001, Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468).

[4]  Cees Dekker,et al.  Transport through the interface between a semiconducting carbon nanotube and a metal electrode , 2002 .

[5]  S. Wind,et al.  Carbon nanotube electronics , 2002, Digest. International Electron Devices Meeting,.

[6]  M. Lundstrom,et al.  Ballistic carbon nanotube field-effect transistors , 2003, Nature.

[7]  Siegfried Selberherr,et al.  A finite element simulator for three-dimensional analysis of interconnect structures , 2001 .

[8]  L. C. Castro,et al.  Electrostatics of partially gated carbon nanotube FETs , 2004, IEEE Transactions on Nanotechnology.

[9]  S. Selberherr,et al.  Simulation of carrier transport in carbon nanotube field effect transistors , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[10]  David L. Pulfrey,et al.  Electrostatics of coaxial Schottky-barrier nanotube field-effect transistors , 2003 .

[11]  J. Ramdani,et al.  High-performance carbon nanotube transistors on SrTiO3/Si substrates , 2004 .

[12]  J. Knoch,et al.  High performance of potassium n-doped carbon nanotube field-effect transistors , 2004, cond-mat/0402350.

[13]  M. Radosavljevic,et al.  Drain voltage scaling in carbon nanotube transistors , 2003, cond-mat/0305570.

[14]  David L. Pulfrey,et al.  A Schrödinger-Poisson Solver for Modeling Carbon Nanotube FETs , 2004 .

[15]  Wonbong Choi,et al.  Selective Growth of Carbon Nanotubes for Nanoscale Transistors , 2003 .

[16]  Jeong-O Lee,et al.  Ultrahigh-density nanotransistors by using selectively grown vertical carbon nanotubes , 2001 .

[17]  Supriyo Datta,et al.  Metal–insulator–semiconductor electrostatics of carbon nanotubes , 2002 .

[18]  Hiroshi Ajiki,et al.  Electronic States of Carbon Nanotubes , 1993 .

[19]  Dafydd Gibbon,et al.  1 User’s guide , 1998 .

[20]  Stefan Heinze,et al.  Unexpected scaling of the performance of carbon nanotube Schottky-barrier transistors , 2003 .

[21]  Unexpected Scaling of the Performance of Carbon Nanotube Transistors , 2003, cond-mat/0302175.

[22]  Yong‐Hyun Kim,et al.  Subband mixing rules in circumferentially perturbed carbon nanotubes: Effects of transverse electric fields , 2001 .