Application-Specific Design of Wireless Network-on-Chip with Geographic Routing for Gigascale MPSoCs

To bridge the widening gap between computation requirements and communication efficiency faced by gigascale heterogeneous multi-processor SoCs in the upcoming billion-transistor era, a new on-chip communication system, dubbed Wireless Network-on-Chip (WNoC), is proposed by using the recently developed Radio-on-Chip technology. With the uniqueness of wireless interconnection, the WNoC design paradigm calls for effective solutions to overhaul the on-chip communication infrastructure of nanoscale MPSoCs. In this research, we present the design of applicationspecific communication infrastructure of WNoC, specifically the RF node placement and core clustering to meet diverse functionality, size and communication requirements. We develop an integral data transmission protocol with the emphasis on a quadrant-based routing protocol design and synthesis, aiming at improving hardware efficiency and network concurrency.

[1]  Zhiwei Xu,et al.  An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  A. Sugavanam,et al.  On-chip antennas in silicon ICs and their application , 2005, IEEE Transactions on Electron Devices.

[3]  James D. Meindl,et al.  Interconnect Opportunities for Gigascale Integration , 2002, IEEE Micro.

[4]  Zhiwei Xu,et al.  A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Tadahiro Kuroda,et al.  A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology , 2006, IEICE Trans. Electron..

[6]  Yi Wang,et al.  The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Ronald L. Rivest,et al.  Introduction to Algorithms, Second Edition , 2001 .

[8]  Yi Wang,et al.  The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip , 2007, ICCAD 2007.

[9]  R. H. Havemann,et al.  High-performance interconnects: an integration overview , 2001, Proc. IEEE.

[10]  A. Sugavanam,et al.  Wireless communication in a flip-chip package using integrated antennas on silicon substrates , 2005, IEEE Electron Device Letters.

[11]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[12]  David R. Karger,et al.  A scalable location service for geographic ad hoc routing , 2000, MobiCom '00.

[13]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[14]  Wolfgang Maass,et al.  Approximation schemes for covering and packing problems in image processing and VLSI , 1985, JACM.

[15]  R. Ho,et al.  Electronic alignment for proximity communication , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[16]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[17]  Jehoshua Bruck,et al.  A Geometric Theorem for Approximate Disk Covering Algorithms , 2001 .

[18]  Kees G. W. Goossens,et al.  Bringing communication networks on a chip: test and verification implications , 2003, IEEE Commun. Mag..

[19]  Yi Wang,et al.  MTNET: Design and Optimization of a Wireless SOC Test Framework , 2006, 2006 IEEE International SOC Conference.

[20]  Takamaro Kikkawa,et al.  Characteristics of Integrated Antenna on Si for On-Chip Wireless Interconnect , 2003 .

[21]  P. K. Saha,et al.  A 2.4 GHz Differential Wavelet Generator in 0.18 μm CMOS for 1.4 Gbps UWB Impulse Radio in Wireless Inter/Intra-Chip Data Communication , 2005 .

[22]  David A. Maltz,et al.  A performance comparison of multi-hop wireless ad hoc network routing protocols , 1998, MobiCom '98.

[23]  D.D. Antono,et al.  1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[24]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[25]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[26]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.