Algorithmic ADC operating with a single reference voltage for PLL-based chemical sensing applications

This paper deals with the design of an algorithmic switched-capacitor analog-to-digital converter (ADC), operating with a single reference voltage, a single-ended amplifier, a single-ended comparator, and presenting a small input capacitance. The ADC requires two clock phases per conversion bit and N clock cycles to resolve the N-bits. The ADC achieves a measured peak signal-to-noise-ratio (SNR) of 49.9 dB and a peak signal-to-noise-and-distortion-ratio (SNDR) of 46.7 dB at Pin = −6dBFS with a sampling rate of 0.25 MS/s. The measured differential-non-linearity and integral-non-linearity are within +0.6/−0.5 and +0.2/−0.5 LSB, respectively. The ADC power consumption is 300 μW and it is implemented in 90 nm CMOS technology with a single power supply of 1.2 V. The ADC saves power at system-level by requiring only a single reference voltage. At system level, this solution is therefore not only robust but competitive as well.

[1]  Kari Halonen,et al.  A 12-Bit Ratio-Independent Algorithmic A/D Converter for a Capacitive Sensor Interface , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  P.J. Hurst,et al.  A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Kamran Entesari,et al.  A Self-Sustained CMOS Microwave Chemical Sensor Using a Frequency Synthesizer , 2012, IEEE Journal of Solid-State Circuits.

[4]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[5]  Chung-Yu Wu,et al.  A CMOS ratio-independent and gain-insensitive algorithmic analog-to-digital converter , 1996 .

[6]  Manuel Medeiros Silva,et al.  Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDAC , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[7]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[8]  A.P. Chandrakasan,et al.  A 25/spl mu/W 100kS/s 12b ADC for wireless micro-sensor applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Un-Ku Moon,et al.  A 10 MS/s 11-bit 0.19 mm $^{2}$ Algorithmic ADC With Improved Clocking Scheme , 2009, IEEE Journal of Solid-State Circuits.

[10]  Shouli Yan,et al.  A Study on Voltage Reference Buffers for Low Voltage Switched Capacitor Data Converters , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[11]  J. Silva-Martinez,et al.  Continuous-time common-mode feedback for high-speed switched-capacitor networks , 2005, IEEE Journal of Solid-State Circuits.

[12]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[13]  Michiel Steyaert,et al.  A 250 mV 7.5 μW 61 dB SNDR SC ΔΣ Modulator Using Near-Threshold-Voltage-Biased Inverter Amplifiers in 130 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.