Low-Complexity Triple-Error-Correcting Parallel BCH Decoder

This paper presents a low-complexity triple-error-correcting parallel Bose-Chaudhuri- Hocquenghem (BCH) decoder architecture and its efficient design techniques. A novel modified step-by- step (m-SBS) decoding algorithm, which significantly reduces computational complexity, is proposed for the parallel BCH decoder. In addition, a determinant calculator and a error locator are proposed to reduce hardware complexity. Specifically, a sharing syndrome factor calculator and a self-error detection scheme are proposed. The multi-channel multi- parallel BCH decoder using the proposed m-SBS algorithm and design techniques have considerably less hardware complexity and latency than those using a conventional algorithms. For a 16-channel 4- parallel (1020, 990) BCH decoder over GF(2 12 ), the proposed design can lead to a reduction in complexity of at least 23 % compared to conventional architect- tures.

[1]  Soo Ngee Koh,et al.  A Simplified Step-by-Step Decoding Algorithm for Parallel Decoding of Reed–Solomon Codes , 2007, IEEE Transactions on Communications.

[2]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[3]  Szu-Lin Su,et al.  A Low-Complexity Step-by-Step Decoding Algorithm for Binary BCH Codes , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Seongjoo Lee,et al.  An 8-b 1GS/s Fractional Folding CMOS Analog-to- Digital Converter with an Arithmetic Digital Encoding Technique , 2013 .

[6]  Shyue-Win Wei,et al.  High-speed hardware decoder for double-error-correcting binary BCH codes , 1989 .

[7]  Zhongfeng Wang,et al.  A Low-Complexity Three-Error-Correcting BCH Decoder for Optical Transport Network , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Byungsub Kim,et al.  A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design , 2013 .

[9]  Hanho Lee,et al.  A High-Speed Low-Complexity Concatenated BCH Decoder Architecture for 100 Gb/s Optical Communications , 2012, J. Signal Process. Syst..

[10]  Takashi Mizuochi,et al.  Forward error correction for 100 G transport networks , 2010, IEEE Communications Magazine.

[11]  Chang-Seok Choi,et al.  High-Speed Low-Complexity Reed-Solomon Decoder using Pipelined Berlekamp-Massey Algorithm and Its Folded Architecture , 2010 .

[12]  James L. Massey,et al.  Step-by-step decoding of the Bose-Chaudhuri- Hocquenghem codes , 1965, IEEE Trans. Inf. Theory.

[13]  Tzonelih Hwang.  Parallel decoding of binary BCH codes , 1991 .

[14]  Wei Liu,et al.  Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.