VLSI implementation of a 100-/spl mu/W multirate FSK receiver

A very low-power frequency-shift keying (FSK) receiver has been designed for dual-purpose operation: deep space applications and general purpose baseband processing. The receiver is based on a novel, almost all-digital architecture. It supports a wide range of data rates and is very robust against large and fast frequency offsets due to Doppler effects. The architecture utilizes subsampling and l-b data processing together with an FFT-based detection scheme to enable power consumption dramatically lower than a conventional implementation., A system/hardware co-design approach allows the use of a number of circuit-level power reduction techniques while still meeting system-level constraints. In particular, we designed a combination of fully parallel and word-serial decimation stages to simultaneously optimize power consumption and silicon area. We also designed a very efficient FFT block that uses approximate arithmetic and pruning to greatly reduce overall complexity. Additional modules, such as direct digital frequency synthesizer (DDFS) and magnitude computation, have also been optimized in view of the targeted system parameters: signal-to-noise ratio and bit-error rate. The entire architecture has been made maximally flexible and power efficient by utilizing local clock gating and simple interstage, handshaking mechanism. The receiver has been implemented in 0.25-/spl mu/m CMOS technology and takes up under 1 mm/sup 2/. The power consumption is below 100 /spl mu/W for data rates below 20 kb/s. Rates up to 2 Mb/s are supported.

[1]  Letizia Lo Presti,et al.  A direct digital frequency synthesizer using an IIR filter implemented with a DSP microprocessor , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[2]  Babak Daneshrad,et al.  A low power FSK receiver for space applications , 2000, 2000 IEEE Wireless Communications and Networking Conference. Conference Record (Cat. No.00TH8540).

[3]  H. Samueli,et al.  An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 /spl mu/m CMOS , 1995 .

[4]  Babak Daneshrad,et al.  A low-power all-digital FSK receiver for space applications , 2001, IEEE Trans. Commun..

[5]  Woo Jin Oh,et al.  Implementation of programmable multiplierless FIR filters with powers-of-two coefficients , 1995 .

[6]  T. Melly,et al.  A 1 V, 1 mW, 434 MHz FSK receiver fully integrated in a standard digital CMOS process , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[7]  K. F. Tsang,et al.  A low power consumption receiver at LF using frequency shift keying technique , 1995 .

[8]  Norihiko Morinaga,et al.  A novel FSK demodulation method using short-time DFT analysis for LEO satellite communication systems , 1997 .

[9]  O. C. Mauss,et al.  A low-complexity digital down-conversion and frequency correction scheme for burst-mode digital radio , 1993, Proceedings of GLOBECOM '93. IEEE Global Telecommunications Conference.

[10]  Gian Carlo Cardarilli,et al.  16-point high speed (I)FFT for OFDM modulation , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  Kazuaki Takahashi,et al.  A direct conversion receiver utilizing a novel FSK demodulator and a low-power-consumption quadrature mixer , 1992, [1992 Proceedings] Vehicular Technology Society 42nd VTS Conference - Frontiers of Technology.

[12]  H. Samueli,et al.  A low-power baseband receiver IC for frequency-hopped spread spectrum communications , 1996 .

[13]  Marvin K. Simon,et al.  The Performance of a Noncoherent FSK Receiver Preceded by a Bandpass Limiter , 1972, IEEE Trans. Commun..

[14]  Y. Iwanami.  A DSP DPLL demodulator with sequence estimator for CP-FSK signals in the presence of large Doppler shift , 1998, ICUPC '98. IEEE 1998 International Conference on Universal Personal Communications. Conference Proceedings (Cat. No.98TH8384).

[15]  F. J. Ortega Gonzalez,et al.  An ultra low-power high dynamic range direct conversion receiver , 1996 .

[16]  B. Daneshrad,et al.  Direct digital frequency synthesis using a modified CORDIC , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[17]  Bruce A. Wooley,et al.  A low-power, area-efficient digital filter for decimation and interpolation , 1994, IEEE J. Solid State Circuits.

[18]  P. H. Wu,et al.  The optimal BPSK demodulator with a 1-bit A/D front-end , 1998, IEEE Military Communications Conference. Proceedings. MILCOM 98 (Cat. No.98CH36201).

[19]  Babak Daneshrad,et al.  Low power, area efficient programmable filter and variable rate decimator , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).