Wirability-designing wiring space for chips and chip packages
暂无分享,去创建一个
[1] William R. Heller. Wirability of logic circuit packages in LSI and VLSI , 1979, COMPSAC.
[2] H. Schettler,et al. A study on bipolar VLSI gate-arrays assuming four layers of metal , 1982, IEEE Journal of Solid-State Circuits.
[3] Roy L. Russo,et al. On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.
[4] Michael Feuer. Connectivity of Random Logic , 1982, IEEE Transactions on Computers.
[5] William R. Heller,et al. The Planar Package Planner for System Designers , 1982, DAC 1982.
[6] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .
[7] W. Donath. Equivalence of memory to Random Logic , 1974 .
[8] William R. Heller,et al. Prediction of wiring space requirements for LSI , 1977, DAC '77.
[9] Abbas El Gamal,et al. Two-dimensional stochastic model for interconnections in master-slice integrated circuits , 1981 .
[10] W. R. Heller,et al. Influence on LSI package wireability of via availability and wiring track accessibility , 1982 .
[11] Arvind M. Patel,et al. The chip layout problem: A placement procedure for lsi , 1977, DAC '77.