Adaptive Pseudo Dual Keeper for Wide Fan-In Dynamic Circuits

This brief presents a novel keeper technique for high-performance and high-noise-immunity wide fan-in dynamic circuits. Two major innovations are proposed, i.e., the adaptive pseudo dual keeper technique, which can either significantly reduce evaluation contention or maximize immediate noise immunity through a simple single keeper structure, and the diode-connected self-biasing circuit to minimize the static current of the adaptive pseudo dual keeper. Both these original design concepts help to achieve higher performance and lower power consumption while maintaining the high noise immunity. Several wide fan-in dynamic gates were designed using UMC 90-nm 1-V technology. Our simulation results demonstrate that using the proposed keeper technique, the 32-bit or gate and multiplexer can achieve delay reductions of at least 22% and 17.7%, respectively, for the same unity-gain direct-current noise (UGDN)-immunity requirement, as compared with conventional keeper techniques. Meanwhile, power dissipation is reduced by up to 55.3% due to the simple keeper structure and contention reduction. The simulations also show that circuits with the proposed keeper show small variations in delay and power consumption over a wide range of noise-immunity requirements, e.g., they vary by only 2.1% and 3.2% for a 32-bit multiplexer with 0.24- to 0.32-V UGDN levels.

[1]  Belliappa Kuttanna,et al.  A Sub-2 W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS , 2009, IEEE Journal of Solid-State Circuits.

[2]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[3]  Chung-Hsun Huang,et al.  Compact precharging-transistor-less dynamic circuits for high noise-immunity applications , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[4]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[5]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Wei Hwang,et al.  Noise-tolerant XOR-based conditional keeper for high fan-in dynamic circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Magdy A. Bayoumi,et al.  A Low Power Domino with Differential-Controlled-Keeper , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Mohamed I. Elmasry,et al.  Energy-Efficient Noise-Tolerant Dynamic Styles for , 2002 .

[9]  Vojin G. Oklobdzija,et al.  Design-performance trade-offs in CMOS-domino logic , 1986 .

[10]  Sung-Mo Kang,et al.  Low power and high performance circuit techniques for high fan-in dynamic gates , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[11]  Ali Afzali-Kusha,et al.  Low power and high performance clock delayed domino logic using saturated keeper , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  Kaushik Roy,et al.  Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  K. Soumyanath,et al.  A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file , 2002, IEEE J. Solid State Circuits.

[14]  Tien-Fu Chen,et al.  An Adaptively Dividable Dual-Port BiTCAM for Virus-Detection Processors in Mobile Devices , 2009, IEEE Journal of Solid-State Circuits.

[15]  B. Bloechel,et al.  A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.