A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS

We present a scalable low-power I/O transceiver in 65 nm CMOS, capable of 5-15 Gbps operation over single-board and backplane FR4 channels with power efficiencies between 2.8-6.5 mW/Gbps. Nonlinear power-performance tradeoff is achieved by the use of scalable transceiver circuit blocks and joint optimization of the supply voltage, bias currents and driver power with data rate. Low-power operation is enabled by passive equalization through inductive link termination, active continuous-time RX equalization, global TX/RX clock distribution with on-die transmission lines, and low-noise offset-calibrated receivers.

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  R. Kumar,et al.  An Integrated Quad-Core Opteron Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  M. Horowitz,et al.  A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[4]  W. Ellersick,et al.  A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Jri Lee,et al.  A 10Gb/s CMOS adaptive equalizer for backplane applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  R. Mooney,et al.  A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  Saurabh Dighe,et al.  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  William J. Dally,et al.  Digital systems engineering , 1998 .

[9]  C. Menolfi,et al.  A 16Gb/s Source-Series Terminated Transmitter in 65nm CMOS SOI , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Yoshiyasu Doi,et al.  A 0.8-1.3V 16-channel 2.5Gb/s high-speed serial transceiver in a 90nm standard CMOS process , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  R. Mooney,et al.  A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS B. , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[12]  E. Prete,et al.  A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[13]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.

[14]  Yoshida Yutaka,et al.  A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption , 2007 .

[15]  T. H. Lee.  A 2.5V CMOS delay-locked loop for an 18Mbit, 500MB/s DRAM , 1994 .

[16]  R. Mooney,et al.  A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20Gb/s Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[17]  W.J. Dally,et al.  Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.

[18]  Jung-Hwan Choi,et al.  A 4-Gb/s/pin low-power memory I/O interface using 4-level simultaneous bi-directional signaling , 2005, IEEE Journal of Solid-State Circuits.

[19]  M. Mansuri,et al.  A 27-mW 3.6-Gb/s I/O transceiver , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[20]  William J. Dally.  Transmitter Equalization for 4 Gb / s Signalli ng , 2007 .

[21]  Naresh R. Shanbhag,et al.  Modeling and mitigation of jitter in multiGbps source-synchronous I/O links , 2003, Proceedings 21st International Conference on Computer Design.

[22]  R. Mooney,et al.  8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew , 2005, IEEE Journal of Solid-State Circuits.

[23]  Vladimir Stojanovic,et al.  Power-centric design of high-speed I/Os , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[24]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[25]  E. Alon,et al.  Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.

[26]  Ashok Kumar,et al.  An 8-Core 64-Thread 64b Power-Efficient SPARC SoC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.