Integration and Frequency Dependent Parametric Modeling of Through Silicon via Involved in High Density 3D Chip Stacking

Evaluation of Through Silicon Via (TSV) electrical performance is hardly required today to improve heterogeneous 3D chip performance in the frame of a “more than Moore” approach. Accurate modeling of TSV is consequently essential to perform design optimizations and process tuning. This paper proposes a methodology based on RF characterizations and simulations, leading to a frequency dependent analytical model including MOS effect of high aspect ratio TSV. Specific test structures integrated on both floating Si bulk and CMOS 65 nm active wafers according to a face-to-face Via Last After Bonding process enable C(V) and RF measurements. TSV equivalent model including all substrate effects is proposed according to CMOS 65 nm specificities (voltage, frequency, dimensions and Si conductivity) and implemented in SPICE simulator to predict TSV impact on signal propagation.

[1]  P. Soussan,et al.  3D stacked ICs using Cu TSVs and Die to Wafer Hybrid Collective bonding , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Madhavan Swaminathan,et al.  Electrical modeling of Through Silicon and Package Vias , 2009, 2009 IEEE International Conference on 3D System Integration.

[3]  Shu-Ming Chang,et al.  3D Chip-to-Chip Stacking with Through Silicon Interconnects , 2007, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[4]  Léa Di Cioccio,et al.  First integration of Cu TSV using die-to-wafer direct bonding and planarization , 2009, 2009 IEEE International Conference on 3D System Integration.

[5]  N. Kernevez,et al.  Challenges for 3D IC integration: bonding quality and thermal management , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[6]  P Garrou.  Wafer-level 3-D integration moving forward: , 2006 .

[7]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[8]  Shahid Rauf,et al.  Inter-Strata Connection Characteristics and Signal Transmission in Three-Dimensional (3D) Integration Technology , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[9]  R. Suaya,et al.  Compact AC modeling and analysis of Cu, W, and CNT based through-silicon vias (TSVs) in 3-D ICs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[10]  Joungho Kim,et al.  Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[11]  Zhihong Huang,et al.  3D Die-to-wafer Cu/Sn Microconnects Formed Simultaneously with an Adhesive Dielectric Bond Using Thermal Compression Bonding , 2008, 2008 International Interconnect Technology Conference.

[12]  Kazuya Okamoto,et al.  Current Status of LSI Micro-fabrication and Future Prospect for 3D System Integration , 2006 .

[13]  M. Kawano.  A 3D Packaging Technology for High-Density Stacked DRAM , 2007, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[14]  T. Kurihara,et al.  A Silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect , 2008, 2008 58th Electronic Components and Technology Conference.

[15]  Le Luo,et al.  Wafer-Level Package With Simultaneous TSV Connection and Cavity Hermetic Sealing by Solder Bonding for MEMS Device , 2009, IEEE Transactions on Electronics Packaging Manufacturing.

[16]  G. Declerck.  A look into the future of nanoelectronics , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[17]  L. Leung,et al.  Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates , 2005, IEEE Transactions on Microwave Theory and Techniques.

[18]  X. Baillin,et al.  Through silicon vias technology for CMOS image sensors packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[19]  Joungho Kim,et al.  High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging , 2006, 2006 1st Electronic Systemintegration Technology Conference.

[20]  Mitsumasa Koyanagi,et al.  3D integration technology for 3D stacked retinal chip , 2009, 2009 IEEE International Conference on 3D System Integration.

[21]  Hannu Tenhunen,et al.  Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits , 2009, 2009 IEEE International Conference on 3D System Integration.

[22]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.