INVITED: BaseJump STL: SystemVerilog Needs a Standard Template Library for Hardware Design
暂无分享,去创建一个
[1] M. Taylor,et al. Moonwalk : NRE Optimization in ASIC Clouds or , accelerators will use old silicon , 2017 .
[2] Michael Bedford Taylor,et al. A Landscape of the New Dark Silicon Design Regime , 2013, IEEE Micro.
[3] Luca P. Carloni,et al. From Latency-Insensitive Design to Communication-Based System-Level Design , 2015, Proceedings of the IEEE.
[4] L. V. Gutierrez,et al. ASIC Clouds: Specializing the Datacenter , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).
[5] Vikram Bhatt,et al. GreenDroid: An architecture for the Dark Silicon Age , 2012, 17th Asia and South Pacific Design Automation Conference.
[6] Steven Swanson,et al. GreenDroid: A mobile application processor for a future of dark silicon , 2010, 2010 IEEE Hot Chips 22 Symposium (HCS).
[7] Steven Swanson,et al. Conservation cores: reducing the energy of mature computations , 2010, ASPLOS 2010.
[8] Michael Bedford Taylor,et al. Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse , 2012, DAC Design Automation Conference 2012.
[9] Steven Swanson,et al. Conservation cores: reducing the energy of mature computations , 2010, ASPLOS XV.
[10] John Wawrzynek,et al. Chisel: Constructing hardware in a Scala embedded language , 2012, DAC Design Automation Conference 2012.
[11] Lu Zhang,et al. Moonwalk: NRE Optimization in ASIC Clouds , 2017, ASPLOS.
[12] Michael Bedford Taylor,et al. The Evolution of Bitcoin Hardware , 2017, Computer.