Evaluation of a Self-Adaptive Voltage Control Scheme for Low-Power FPGAs

This paper presents a fine-grain supply- voltage-control scheme for low-power FPGAs. The proposed supply-voltage-control scheme detects the critical path in real time with small overheads by exploiting features of asynchronous architectures. In an FPGA based on the proposed supply-voltage- control scheme, logic blocks on the sub-critical path are autonomously switched to a lower supply voltage to reduce the power consumption without system performance degradation. Moreover, in order to reduce the overheads of level shifters used at the power domain interface, a look-up-table without level shifters is employed. Because of the small overheads of the proposed supply-voltage-control scheme and the power domain interface, the granularity size of the power domain in the proposed FPGA is as fine as a single four-input logic block. The proposed FPGA is fabricated using the e-Shuttle 65 nm CMOS process. Correct operation of the proposed FPGA on the test chip is confirmed.

[1]  Eby G. Friedman,et al.  Multi-voltage CMOS Circuit Design , 2006 .

[2]  R. Payne,et al.  Asynchronous FPGA architectures , 1996 .

[3]  Masanori Hariyama,et al.  Low-Power Field-Programmable VLSI Using Multiple Supply Voltages , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[5]  G. Magklis,et al.  Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor , 2003, IEEE Micro.

[6]  亀山 充隆,et al.  A Field-programmable VLSI based on an asynchronous bit-serial architecture (コンシューマエレクトロニクス) , 2007 .

[7]  M. Kameyama,et al.  A low-power field-programmable VLSI based on a fine-grained power-gating scheme , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[8]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[9]  Kapilan Maheswaran Venkatesh Akella.  PGA-STC: programmable gate array for implementing self-timed circuits , 1998 .

[11]  Masanori Hariyama,et al.  PAPER Special Section on Advanced Processors Based on Novel Concepts in Computation Evaluation of a Field-Programmable VLSI Based on an Asynchronous Bit-Serial Architecture , 2007 .

[12]  M. Hamada,et al.  Low-power CMOS digital design with dual embedded adaptive power supplies , 2000, IEEE Journal of Solid-State Circuits.

[13]  Jae-Yoon Sim,et al.  A TX Clock Timing Technique for the CIJ Compensation of Coupled Microstrip Lines , 2010 .

[14]  Zhengfan Xia,et al.  Architecture of a low-power FPGA based on self-adaptive voltage control , 2009, 2009 International SoC Design Conference (ISOCC).

[15]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[16]  Michael L. Scott,et al.  Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[17]  Saji Joseph,et al.  Threshold Voltage Control through Layer Doping of Double Gate MOSFETs , 2010 .

[18]  Masanori Hariyama,et al.  A low-power FPGA based on autonomous fine-grain power-gating , 2009, ASP-DAC 2009.

[19]  Masanori Hariyama,et al.  An Asynchronous Field-Programmable VLSI Using LEDR/4-Phase-Dual-Rail Protocol Converters , 2009, ERSA.