A New Thermal-Fatigue Life Prediction Model for Wafer Level Chip Scale Package (WLCSP) Solder Joints

[1]  N. Kelkar,et al.  A manufacturing perspective of wafer level CSP , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[2]  John H. Lau,et al.  Microvias: For Low Cost, High Density Interconnects , 2001 .

[3]  H. Reichl,et al.  Fab Integrated Packaging (FIP): a new concept for high reliability wafer-level chip size packaging , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[4]  Sa-Yoon Kang,et al.  Optimal structure of wafer level package for the electrical performance , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[5]  D.C. O'Brien,et al.  Fabrication of wafer level chip scale packaging for optoelectronic devices , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[6]  Thomas Oppert,et al.  Wafer level CSP using low cost electroless redistribution layer , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[7]  J. H. Lau,et al.  Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis , 2000 .