Parametri cAnalysistoDeter mineAccurateInte rconnectExtracti on Corners for Design Performance
暂无分享,去创建一个
[1] Sani R. Nassif. Design for Variability in DSM Technologies , 2000 .
[2] Sachin S. Sapatnekar,et al. Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.
[3] V. Visvanathan,et al. Statistical device models from worst case files and electrical test data , 1999 .
[4] Yehea I. Ismail,et al. Computation of accurate interconnect process parameter values for performance corners under process variations , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[5] P. Stolk,et al. Modeling statistical dopant fluctuations in MOS transistors , 1998 .
[6] Costas J. Spanos,et al. A method for modeling the manufacturability of IC designs , 1994 .
[7] W. Steinhögl,et al. Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller , 2005 .
[8] Long-Ching Yeh,et al. An Exploratory Study on Statistical Timing Analysis and Parametric Yield Optimization , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[9] Lou Scheffer. The Count of Monte Carlo , 2004 .
[10] Kenta Yamada,et al. Statistical corner conditions of interconnect delay (corner LPE specifications) , 2006, Asia and South Pacific Conference on Design Automation, 2006..