论文信息 - An FPGA network architecture for accelerating 3DES - CBC

An FPGA network architecture for accelerating 3DES - CBC

This paper presents a DES/3DES core that will support cipher block chaining (CBC) and also has a built in keygen that together take up about 10% of the resources in a Xilinx Virtex II 1000-4. The core will achieve up to 200Mbit/s of encryption or decryption. Also presented is a network architecture that will allow these CBC capable 3DES cores to perform their processing in parallel.

Neil W. Bergmann | Peter R. Sutton | Chin Mun Wee

[1] Christof Paar,et al. Security on FPGAs: State-of-the-art implementations and attacks , 2004, TECS.

[2] Cameron Patterson. High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/ , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[3] Cameron D. Patterson. High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm) , 2000 .

[4] Panu Hämäläinen,et al. Configurable hardware implementation of triple-DES encryption algorithm for wireless local area network , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[5] Stephen T. Kent,et al. Security Architecture for the Internet Protocol , 1998, RFC.

[6] Hugo Krawczyk,et al. A Security Architecture for the Internet Protocol , 1999, IBM Syst. J..

[7] 염흥렬,et al. [서평]「Applied Cryptography」 , 1997 .

[8] Rob Adams,et al. The ESP CBC-Mode Cipher Algorithms , 1998, RFC.

[9] Donald E. Eastlake rd. Cryptographic Algorithm Implementation Requirements for Encapsulating Security Payload (ESP) and Authentication Header (AH) , 2005 .