SDL/Virtual Prototype Co-design for Rapid Architectural Exploration of a Mobile Phone Platform

In this paper we present a new hardware/software co-design methodology for embedded systems, where software components written in Specification and Description Language (SDL) execute on a soft-model of a hardware platform, a so called Virtual Prototype (VP). The proposed approach enables fast exploration of difierent hardware and software design options at high level of abstraction in order to make early system design decisions. We prove our approach by considering the Long Term Evolution (LTE) communication stack as a use case for the architectural exploration of our mobile terminal. The open source L4/Fiasco microkernel is deployed as a Real-Time OS to run the modem application represented by the LTE SDL-modelled protocol stack. We profile and analyze the system performance by measuring average and maximum packet processing times under various hardware and software conditions. Thereby, we are able to rapidly obtain an eficient design point that provides 80% packet processing speedup against other unoptimized implementations while meeting the required timing constraints and maintaining a good balance between area and power consumption.

[1]  Sebastian Hessel,et al.  Acceleration of the L4/Fiasco microkernel using scratchpad memory , 2008, MobiVirt '08.

[2]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[3]  Frank Vahid,et al.  Specification and Design of Embedded Hardware-Software Systems , 1995, IEEE Des. Test Comput..

[4]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[5]  Lothar Thiele,et al.  Performance analysis of distributed embedded systems , 2007, EMSOFT '07.

[6]  Anas Showk,et al.  Performance analysis of LTE protocol processing on an ARM based mobile platform , 2009, 2009 International Symposium on System-on-Chip.

[7]  Andreas Herkersdorf,et al.  Performance Evaluation for System-on-Chip Architectures using Trace-based Transaction Level Simulation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[8]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[9]  Frank Vahid,et al.  Specification partitioning for system design , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  EDDIE KOHLER,et al.  The click modular router , 2000, TOCS.

[11]  Olli Silvén,et al.  Observations on Power-Efficiency Trends in Mobile Communication Devices , 2005, SAMOS.

[12]  Adam Donlin,et al.  Transaction level modeling: flows and use models , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[13]  Richard Zurawski,et al.  Embedded Systems Handbook , 2004 .

[14]  Herman Schmit,et al.  A Model and Methodology for Hardware-Software Codesign , 1993, IEEE Des. Test Comput..

[15]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[16]  Luciano Lavagno,et al.  Hardware-software codesign of embedded systems , 1994, IEEE Micro.

[17]  Daniel Gajski,et al.  Software estimation using a generic-processor model , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[18]  Maurizio Palesi,et al.  Multi-objective design space exploration using genetic algorithms , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[19]  Daniel G. Schweikert,et al.  Proceedings of the 29th ACM/IEEE Design Automation Conference , 1992, DAC 1992.