A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation

This paper describes a low-power microprocessor clock generator based upon a phase-locked loop (PLL). This PLL is fully integrated onto a 2.2-million transistors microprocessor in a 0.35-/spl mu/m triple-metal CMOS process without the need for external components. It operates from a supply voltage down to 1 V at a VCO frequency of 320 MHz. The PLL power consumption is lower than 1.2 mW at 1.35 V for the same frequency. The maximum measured cycle-to-cycle jitter is /spl plusmn/150 ps with a square wave superposed to the supply voltage with a peak-to-peak amplitude of 200 mV and rise/fall time of about 30 ps. The input frequency is 3.68 MHz and the PLL internal frequency ranges from 176 MHz up to 574 MHz, which correspond to a multiplication factor of about 100.

[1]  S. Muroga,et al.  Synthesis of Networks with a Minimum Number of Negative Gates , 1971, IEEE Transactions on Computers.

[2]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[3]  C. Piguet,et al.  Technology- and power-supply-independent cell library , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[4]  C. Piguet.  Logic synthesis of race-free asynchronous CMOS circuits , 1991 .

[5]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[6]  John McNeill,et al.  Jitter in ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[7]  Mark Van Paemel,et al.  Analysis of a charge-pump PLL: a new model , 1994, IEEE Trans. Commun..

[8]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[9]  Masayuki Mizuno,et al.  A 0.18 /spl mu/m CMOS hot-standby phase-locked loop using a noise-immune adaptive-gain voltage-controlled oscillator , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[10]  M.K. Williams.  A discussion of methods for measuring low-amplitude jitter , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[11]  C. Piguet,et al.  A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.