论文信息 - A 0.8-V 128-kb four-way set-associative two-level CMOS cache memory using two-stage wordline/bitline-oriented tag-compare (WLOTC/BLOTC) scheme

A 0.8-V 128-kb four-way set-associative two-level CMOS cache memory using two-stage wordline/bitline-oriented tag-compare (WLOTC/BLOTC) scheme

This paper reports a 0.8-V 128-kb four-way set-associative two-level CMOS cache memory using a novel two-stage wordline/bitline-oriented tag-compare (WLOTC/BLOTC) and sense wordline/bitline (SWL/SBL) tag-sense amplifiers with an eight-transistor (8-T) tag cell in Level 2 (L2) and a 10-T shrunk logic swing (SLS) memory cell. with the ground/floating (G/F) data sense amplifier in Level 1 (L1) for high-speed operation for low-voltage low-power VLSI system applications. Owing to the reduced loading at the SWL in the new 11-T tag cell using the WLOTC scheme, the 10-T SLS memory cell with G/F sense amplifier in L1, and the split comparison of the index signal in the 8-T tag cells with SWL/SBL tag sense amplifiers in L2, this 0.8-V cache memory implemented in a 1.8-V 0.18-/spl mu/m CMOS technology has a measured L1/L2 hit time of 11.6/20.5 ns at the average dissipation of 0.77 mW at 50 MHz.

James B. Kuo | Perng-Fei Lin

[1] J. Miyake,et al. An 8-kbit content-addressable and reentrant memory , 1985, IEEE Journal of Solid-State Circuits.

[2] J.B. Kuo,et al. A 1-V, 3.44-ns, 4.1-mW at 50-MHz, 128-Kb four-way set-associative CMOS cache memory implemented by 1.8V 0.18µm foundry CMOS technology for low-voltage low-power VLSI system applications , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[3] James B. Kuo,et al. A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell , 2001 .

[4] James B. Kuo,et al. Low-Voltage SOI CMOS VLSI Devices and Circuits , 2001 .

[5] Koichiro Ishibashi,et al. A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators , 1996 .

[6] James B. Kuo,et al. Low-voltage CMOS VLSI circuits , 1999 .

[7] K. Ishibashi,et al. A 2 ns access, 285 MHz, two-port cache macro using double global bit-line pairs , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8] A. K. Goksel,et al. A content addressable memory management unit with on-chip data cache , 1989 .