论文信息 - High-performance flexible all-digital quadrature up and down converter chip

High-performance flexible all-digital quadrature up and down converter chip

In this paper, the design of an all-digital quadrature up and down converter with high accuracy and flexible IF settings is presented. The signal up/downconversion is achieved by interpolation/decimation combined with a programmable anti-alias filter preserving the selected frequency band during the sample rate conversion. This way a high-speed solution with low-power consumption is achieved. We used a novel technique to implement flexible IF settings. The resulting structure is capable of handling signals up to 160 MSPS and is suitable for coaxial access network modem applications.

Patrick Schaumont | D. Durackova | Serge Vernalde | L. Rijnders | R. Pasko

[1] Shyh-Jye Jou,et al. Low-power multirate architecture for IF digital frequency down converter , 1998 .

[2] H. Samueli,et al. A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .

[3] Patrick Schaumont,et al. Low Power Digital Frequency Conversion Architectures , 1998, J. VLSI Signal Process..

[4] H. Samueli,et al. An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[5] Kari Halonen,et al. A multicarrier QAM modulator , 2000 .

[6] H. Samueli,et al. A 200 MHz quadrature digital synthesizer/mixer in 0.8 /spl mu/m CMOS , 1995 .

[7] H. Samueli,et al. A 8.75-MBaud single-chip digital QAM modulator with frequency-agility and beamforming diversity , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[8] Joseph Mitola,et al. The software radio architecture , 1995, IEEE Commun. Mag..

[9] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .

[10] J. McClellan,et al. Chebyshev Approximation for Nonrecursive Digital Filters with Linear Phase , 1972 .

[11] Patrick Schaumont,et al. A programming environment for the design of complex high speed ASICs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).