Architecting connectivity for fine-grained 3-D vertically integrated circuits
暂无分享,去创建一个
Csaba Andras Moritz | Mostafizur Rahman | Santosh Khasanvis | Mingyu Li | Jiajun Shi | Jiajun Shi | S. Khasanvis | Mostafizur Rahman | Mingyu Li | C. A. Moritz
[1] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[2] Yu Cao,et al. Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.
[3] Robert K. Brayton,et al. Planning for performance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[4] James D. Meindl,et al. A stochastic wire length distribution for gigascale integration (GSI) , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[5] Ruchir Puri,et al. The Dawn of 22nm Era: Design and CAD Challenges , 2010, 2010 23rd International Conference on VLSI Design.
[6] Dirk Stroobandt,et al. The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[7] W. Marsden. I and J , 2012 .
[8] Dhanistha Panyasak,et al. Circuits , 1995, Annals of the New York Academy of Sciences.
[9] Arifur Rahman,et al. System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[10] Csaba Andras Moritz,et al. Skybridge: 3-D Integrated Circuit Technology Alternative to CMOS , 2014, ArXiv.
[11] William E. Donath,et al. Placement and average interconnection lengths of computer logic , 1979 .