Exploiting the debug interface to support on-line test of control flow errors

Detecting the effects of transient faults is a key point in many safety-critical applications. This paper explores the possibility of using for this purpose the debug interface existing today in several processors/controllers on the market. In this way one can achieve a good detection capability with respect to control flow errors with very small latency, while the cost for adopting the proposed technique is rather limited and does not involve any change either in the processor hardware or in the application software. The method works even if the processor uses caches. Experimental results are reported, showing both the advantages and the costs of the method.

[1]  Matteo Sonza Reorda,et al.  On the use of embedded debug features for permanent and transient fault resilience in microprocessors , 2012, Microprocess. Microsystems.

[2]  R. Velazco,et al.  Experimentally evaluating an automatic approach for generating safety-critical software with respect to transient errors , 2000 .

[3]  Jian Huang,et al.  Exploiting basic block value locality with block reuse , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[4]  Jürgen Becker,et al.  A Fault Tolerant Approach to Detect Transient Faults in Microprocessors Based on a Non-Intrusive Reconfigurable Hardware , 2012, IEEE Transactions on Nuclear Science.

[5]  Heidrun Engel,et al.  Data flow transformations to detect results which are corrupted by hardware faults , 1996, Proceedings. IEEE High-Assurance Systems Engineering Workshop (Cat. No.96TB100076).

[6]  Alfredo Benso,et al.  A watchdog processor to detect data and control flow errors , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[7]  Massimo Violante,et al.  Software-level soft-error mitigation techniques , 2011 .

[8]  Edward J. McCluskey,et al.  Control-flow checking by software signatures , 2002, IEEE Trans. Reliab..

[9]  Matteo Sonza Reorda,et al.  An on-line fault detection technique based on embedded debug features , 2010, 2010 IEEE 16th International On-Line Testing Symposium.

[10]  Régis Leveugle,et al.  A new approach to control flow checking without program modification , 1991, [1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium.

[11]  Jacob A. Abraham,et al.  CEDA: control-flow error detection through assertions , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[12]  Suku Nair,et al.  Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection , 1999, IEEE Trans. Parallel Distributed Syst..

[13]  R. Leveugle,et al.  IDSM: An improved control flow checking approach with disjoint signature monitoring , 2009 .

[14]  Jacob A. Abraham,et al.  ACCE: Automatic correction of control-flow errors , 2007, 2007 IEEE International Test Conference.

[15]  Matteo Sonza Reorda,et al.  Control flow checking through embedded debug interface , 2011 .