Multi-mode embedded compression codec engine for power-aware video coding system

In a typical multi-chip handheld system for multi-media applications, external access, which is usually dominated by block-based video content, induces more than half of total system power. Embedded compression (EC) effectively reduces external access caused by video content by reducing the data size. In this paper, an algorithm and a hardware architecture of a new type EC codec engine with multiple modes are presented. Lossless mode, and lossy modes with rate control modes and quality control modes are all supported by single algorithm. The proposed four-tree pipelining scheme can reduce 83% latency and 67% buffer size between transform and entropy coding. The proposed EC codec engine can save 50%, 61%, and 77% external access at lossless mode, half-size mode, and quarter-size mode and can be used in various system power conditions. With Artisan 0.18 /spl mu/m cell library, the proposed EC codec engine can encode or decode at VGA@30fps with area and power consumption of 293,605 /spl mu/m/sup 2/ and 3.36 mW.

[1]  Egbert G. T. Jaspers.  Embedded Compression for Memory Resource Reduction in MPEG systems , 2002 .

[2]  Tughrul Arslan,et al.  A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC systems , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[3]  U. Bayazit,et al.  A Novel Memory Compression System For Mpeg-2 Decoders , 1998, International 1998 Conference on Consumer Electronics.

[4]  Michael W. Marcellin,et al.  JPEG2000: standard for interactive imaging , 2002, Proc. IEEE.

[5]  Massoud Pedram,et al.  A compressed frame buffer to reduce display power consumption in mobile systems , 2004 .

[6]  Liang-Gee Chen,et al.  Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform , 2005, IEEE Trans. Signal Process..

[7]  William A. Pearlman,et al.  An image multiresolution representation for lossless and lossy compression , 1996, IEEE Trans. Image Process..

[8]  P.H.N. de With,et al.  An MPEG Decoder with Embedded Compression for Memory Reduction , 1998, International 1998 Conference on Consumer Electronics.

[9]  Antonio Ortega,et al.  Line-based, reduced memory, wavelet image compression , 2000, IEEE Trans. Image Process..

[10]  Yu-Wei Chang,et al.  124Ms/s pixel-pipelined motion-JPEG 2000 codec without tile memory , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[11]  Yu-Wei Chang,et al.  124 MSamples/s Pixel-Pipelined Motion-JPEG 2000 Codec Without Tile Memory , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  William A. Pearlman,et al.  SPIHT image compression without lists , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[13]  Nasir D. Memon,et al.  CALIC-a context based adaptive lossless image codec , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[14]  K. Ohmori,et al.  A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[15]  P. D. De with,et al.  Near-lossless embedded compression algorithm for cost reduction in DTV receivers , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[16]  P. P. Gelsinger.  Gigascale integration for teraops performance-challenges, opportunities, and new frontiers , 2004, DAC 2004.

[17]  William A. Pearlman,et al.  Efficient, low-complexity image coding with a set-partitioning embedded block coder , 2004, IEEE Transactions on Circuits and Systems for Video Technology.

[18]  Shawmin Lei.  A quad-tree embedded compression algorithm for memory-saving DTV decoders , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[19]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Gustavo Marrero Callicó,et al.  Low-cost and real-time super-resolution over a video encoder IP , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[21]  Liang-Gee Chen,et al.  Line Buffer Wordlength Analysis for Line-Based 2-D DWT , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[22]  Mauro Olivieri,et al.  Bus-switch coding for reducing power dissipation in off-chip buses , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Tadahiro Kuroda,et al.  A 60MHz 240mW MPEG-4 video-phone LSI with 16Mb embedded DRAM , 2000 .

[24]  S. Okada,et al.  A 1440/spl times/1080 pixels 30frames/s motion-JPEG2000 codec for HD movie transmission , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[25]  William A. Pearlman,et al.  A new, fast, and efficient image codec based on set partitioning in hierarchical trees , 1996, IEEE Trans. Circuits Syst. Video Technol..